JC07 Rec'd PCT/PTO 2 2 FEB 2002

SUBSTITUTE FORM PTO-1390

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

# TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371

ATTORNEY'S DOCKET NUMBER 10559-305US1

CONCERNING A FILING U		U.S. APPLICATION NO. (If Known, see 37 CFR 1.5) 10/069229		
	NTERNATIONAL FILING DATE 11 August 2000	PRIORITY DATE CLAIMED 1 September 1999		
TITLE OF INVENTION BRANCH INSTRUCTION FOR PROCESSOR	ARCHITECTURE			
APPLICANT(S) FOR DO/EO/US Gilbert Wolrich, Matthew J. Adiletta, William R.		Hooper		
Applicant herewith submits to the United States	Designated/Elected Office (DO/EO/US)	the following items and other information:		
1. X This is a <b>FIRST</b> submission of item	ns concerning a filing under 35 U.S.C	. 371.		
2. This is a SECOND or SUBSEQUE	NT submission of items concerning a	filling under 35 U.S.C. 371.		
3. (🖄 this is an express request to prom	ptly begin national examination proce	edures (35 U.S.C. 371(f)).		
4. The US has been elected by the e	xpiration of 19 months from the priori	y date (PCT Article 31).		
b. 🔲 has been communicated b	tion as filed (35 U.S.C. 371(c)(2)) d only if not communicated by the Int by the International Bureau. lication was filed in the United States	,		
6.	the International Application as filed	(35 U.S.C. 371(c)(2)).		
<ul> <li>a.  are attached hereto (requi</li> <li>b.  have been communicated</li> <li>c.  have not been made; how</li> </ul>	Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))  a.  are attached hereto (required only if not communicated by the International Bureau).  b.  have been communicated by the International Bureau.  c.  have not been made; however, the time limit for making such amendments has NOT expired.			
8.	amendments to the claims under PC	T Article 19 (35 U.S.C. 371(c)(3)).		
9.   An oath or declaration of the inven	tor(s) (35 U.S.C. 371(c)(4)).			
10. An English language translation of PCT Article 36 (35 U.S.C. 371(c)(5	the annexes to the International Prel)).	iminary Examination Report under		
1 to 16 below concern other doc	uments or information included:			
11. 🛮 An Information Disclosure Stateme	ent under 37 CFR 1.97 and 1.98.			
<ol> <li>An assignment document for recorincluded.</li> </ol>	ding. A separate cover sheet in com	pliance with 37 CFR 3.28 and 3.31 is		
13. A FIRST preliminary amendment.				
🍌 🔲 A SECOND or SUBSEQUENT pre	liminary amendment.			
14. A substitute specification.	•			
15. A change of power of attorney and	or address letter.			
16.  Other items or information:		Ą		
	CERTIFICATE OF MAILING BY EXPRESS MAIL	Express Mail Label No. EV0444919831		
		being deposited with the United States Postal Service as Express Mail		
Tridy.	Date of Deposit Signature	Typed Name of Person Signing		

U.S. APPLICATION NO. (IF KN	NOWN)	INTERNATIONAL APPLIC PCT/US00/23996	CATION NO.	ATTORNEY'S DOCKE 10559-305US1	T NUMBER
PCT/US00/23996  7. The following fees are submitted:				CALCULATIONS	PTO USE
Basic National Fee ( 37 CFR 1.492(a)(1)- (5) ):				ONLY	
Neither international preliminary examination fee (37 CFR 1.482)					
nor international search f and International Search	ee (37 CFR 1.445	(a)(2)) paid to USPTO	\$1040		
International preliminary USPTO but International	examination fee (3 Search Report pro	B7 CFR 1.482) not paid epared by the EPO or	I to JPO <b>\$890</b>		
International preliminary international search fee	examination fee (3 (37 CFR 1.445(a)(	37 CFR 1.482) not paid 2)) paid to USPTO	I to USPTO but <b>\$740</b>		
International preliminary but all claims did not sati	examination fee p sfy provisions of P	aid to USPTO (37 CFF PCT Article 33(1)-(4)	R 1.482) <b>\$710</b>		
International preliminary and all claims satisfied p	examination fee p rovisions of PCT A	aid to USPTO (37 CFF Article 33(1)-(4)	R 1.482) <b>\$100</b>		
	ENTER A	APPROPRIATE BAS	SIC FEE AMOUNT =	\$710.00	
Surcharge of \$130 for fumonths from the earliest	rnishing the oath o	or declaration later than ate (37 CFR 1.492(e)).	1 □ 20 ⊠ 30	\$130.00	
Claims	Number Filed	Number Extra	Rate		
Total Claims	21 - 20 =	. 1	x \$18	\$18.00	
Independent Claims	4 - 3 =	11	x \$84	\$84.00	
MULTIPLE DEPENDEN	T CLAIMS(S) (if a		+ \$280	\$0.00	
			CALCULATIONS =	\$942.00	
	all entity status. Se	e 37 CFR 1.27. The fe	ees indicated above are	<b>#</b> 0.00	
reduced by 1/2.				\$0.00	
			SUBTOTAL =	\$942.00	
Processing fee of \$130 months from the earliest	for furnishing the l	English Translation late ate (37 CFR 1.492(f))	er than 🔝 20 🔝 30	\$0.00	
monard mon are camed	Cialities proving		AL NATIONAL FEE =	\$942.00	
Fee for recording the en	closed assignmen	t (37 CFR 1.21(h)). Th	ne assignment must be	\$0.00	
accompanied by an app	ropriate cover sne		FEES ENCLOSED =	\$942.00	
		TOTAL	FEES ENCLOSED -	Amount to be	\$
				refunded:	
				Charged:	\$
a. A check in the a b. Please charge r copy of this she	ny Deposit Accour	to cover the above fee nt No. 06-1050 in the a	es is enclosed. mount of \$0.00 to cover	the above fees. A	duplicate
c. 🛛 The Commissio overpayment to	ner is hereby auth Deposit Account I	No. 06-1050. A duplica	dditional fees which may ate copy of this sheet is e	enclosed.	
NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b) must be filed and granted to restore the application to pending status.					
SEND ALL CORRESPONDE	NCE TO:				
Scott C. Harris					
FISH & RICHARDSON			-SIGNATURE:	0	lorrio
4350 La Jolla Village Di San Diego, California 9:			NAME	Scott C. I	arris
(959) 679 5070 phone				10	
(858) 678-5099 facsimi	le		REGISTRATION NUMB	32,03 ER	

7/PRTS

3c19 ord PCT/PTO 2 2 FEB 2002

WO 01/16716

5

10

20

25

30

PCT/US00/23996

#### BRANCH INSTRUCTION FOR PROCESSOR ARCHITECTURE

#### **BACKGROUND**

This invention relates to branch instructions.

Parallel processing is an efficient form of information processing of concurrent events in a computing process. Parallel processing demands concurrent execution of many programs in a computer. Sequential processing or serial processing has all tasks performed sequentially at a single station whereas, pipelined processing has tasks performed at specialized stations. Computer code whether executed in parallel processing, pipelined or sequential processing machines involves branches in which an instruction stream may execute in a sequence and branch from the sequence to a different sequence of instructions.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a communication system employing a processor.

FIG. 2 is a detailed block diagram of the processor.

FIG. 3 is a block diagram of a microengine used in the processor of FIGS.

1 and 2.

FIG. 4 is a diagram of a pipeline in the microengine.

FIG. 5 shows exemplary formats for branch instructions.

FIG. 6 is a block diagram of general purpose registers.

#### DESCRIPTION

Referring to FIG. 1, a communication system 10 includes a processor 12. In one embodiment, the processor is a hardware-based multithreaded processor 12. The processor 12 is coupled to a bus such as a PCI bus 14, a memory system 16 and a second bus 18. The system 10 is especially useful for tasks that can be broken into parallel subtasks or functions. Specifically hardware-based multithreaded processor 12 is useful for tasks that are bandwidth oriented rather than latency oriented. The hardware-based multithreaded processor 12 has multiple microengines 22 each with multiple hardware controlled threads that can be simultaneously active and independently work on a task.

The hardware-based multithreaded processor 12 also includes a central controller 20 that assists in loading microcode control for other resources of the hardware-based multithreaded processor 12 and performs other general purpose computer type functions such as handling protocols, exceptions, extra support for packet processing where the microengines pass the packets off for more detailed processing such as in boundary conditions. In one embodiment, the processor 20 is a Strong Arm® (Arm is a trademark of ARM Limited, United Kingdom) based architecture. The general purpose microprocessor 20 has an operating system. Through the operating system the processor 20 can call functions to operate on microengines 22a-22f. The processor 20 can use any supported operating system preferably a real time operating system. For the core processor implemented as a Strong Arm architecture, operating systems such as, MicrosoftNT® real-time, VXWorks and □CUS, a freeware operating system available over the Internet, can be used.

5

10

15

20

25

30

The hardware-based multithreaded processor 12 also includes a plurality of function microengines 22a-22f. Functional microengines (microengines) 22a-22f each maintain a plurality of program counters in hardware and states associated with the program counters. Effectively, a corresponding plurality of sets of threads can be simultaneously active on each of the microengines 22a-22f while only one is actually operating at any one time.

Microengines 22a-22f each have capabilities for processing four hardware threads. The microengines 22a-22f operate with shared resources including memory system 16 and bus interfaces 24 and 28. The memory system 16 includes a Synchronous Dynamic Random Access Memory (SDRAM) controller 26a and a Static Random Access Memory (SRAM) controller 26b. SDRAM memory 16a and SDRAM controller 26a are typically used for processing large volumes of data, e.g., processing of network payloads from network packets. The SRAM controller 26b and SRAM memory 16b are used in, e.g., networking packet processing, postscript processor, or as a processor for a storage subsystem, i.e., RAID disk storage, or for low latency, fast access tasks, e.g., accessing look-up tables, memory for the core processor 20, and so forth.

The processor 12 includes a bus interface 28 that couples the processor to the second bus 18. Bus interface 28 in one embodiment couples the processor 12 to the so-called FBUS 18 (FIFO bus). The processor 12 includes a second interface e.g., a PCI bus interface 24 that couples other system components that reside on the PCI 14 bus to

the processor 12. The PCI bus interface 24, provides a high speed data path 24a to the SDRAM memory 16a. Through that path data can be moved quickly from the SDRAM 16a through the PCI bus 14, via direct memory access (DMA) transfers.

5

10

15

20

25

30

Each of the functional units are coupled to one or more internal buses. The internal buses are dual, 32 bit buses (i.e., one bus for read and one for write). The hardware-based multithreaded processor 12 also is constructed such that the sum of the bandwidths of the internal buses in the processor 12 exceed the bandwidth of external buses coupled to the processor 12. The processor 12 includes an internal core processor bus 32, e.g., an ASB bus (Advanced System Bus) that couples the processor core 20 to the memory controller 26a, 26c and to an ASB translator 30 described below. The ASB bus is a subset of the so called AMBA bus that is used with the Strong Arm processor core. The processor 12 also includes a private bus 34 that couples the microengine units to SRAM controller 26b, ASB translator 30 and FBUS interface 28. A memory bus 38 couples the memory controller 26a, 26b to the bus interfaces 24 and 28 and memory system 16 including flashrom 16c used for boot operations and so forth.

Referring to FIG. 2, each of the microengines 22a-22f includes an arbiter that examines flags to determine the available threads to be operated upon. Any thread from any of the microengines 22a-22f can access the SDRAM controller 26a, SDRAM controller 26b or FBUS interface 28. The memory controllers 26a and 26b each include a plurality of queues to store outstanding memory reference requests. The FBUS interface 28 supports Transmit and Receive flags for each port that a MAC device supports, along with an Interrupt flag indicating when service is warranted. The FBUS interface 28 also includes a controller 28a that performs header processing of incoming packets from the FBUS 18. The controller 28a extracts the packet headers and performs a microprogrammable source/destination/protocol hashed lookup (used for address smoothing) in SRAM.

The core processor 20 accesses the shared resources. The core processor 20 has a direct communication to the SDRAM controller 26a to the bus interface 24 and to SRAM controller 26b via bus 32. However, to access the microengines 22a-22f and transfer registers located at any of the microengines 22a-22f, the core processor 20 access the microengines 22a-22f via the ASB Translator 30 over bus 34. The ASB translator 30 can physically reside in the FBUS interface 28, but logically is distinct. The ASB Translator 30 performs an address translation between FBUS microengine transfer

register locations and core processor addresses (i.e., ASB bus) so that the core processor 20 can access registers belonging to the microengines 22a-22c.

Although microengines 22 can use the register set to exchange data as described below, a scratchpad memory 27 is also provided to permit microengines to write data out to the memory for other microengines to read. The scratchpad 27 is coupled to bus 34.

5

10

15

The processor core 20 includes a RISC core 50 implemented in a five stage pipeline performing a single cycle shift of one operand or two operands in a single cycle, provides multiplication support and 32 bit barrel shift support. This RISC core 50 is a standard Strong Arm® architecture but it is implemented with a five stage pipeline for performance reasons. The processor core 20 also includes a 16 kilobyte instruction cache 52, an 8 kilobyte data cache 54 and a prefetch stream buffer 56. The core processor 20 performs arithmetic operations in parallel with memory writes and instruction fetches. The core processor 20 interfaces with other functional units via the ARM defined ASB bus. The ASB bus is a 32-bit bi-directional bus 32.

Referring to FIG. 3, an exemplary microengine 22f includes a control store 70 that includes a RAM which stores a microprogram. The microprogram is loadable by the core processor 20. The microengine 22f also includes controller logic 72. The controller logic includes an instruction decoder 73 and program counter (PC) units 72a-20 72d. The four micro program counters 72a-72d are maintained in hardware. The microengine 22f also includes context event switching logic 74. Context event logic 74 receives messages (e.g., SEQ\_#\_EVENT\_RESPONSE; FBI\_EVENT\_RESPONSE; SRAM EVENT RESPONSE; SDRAM EVENT RESPONSE; and ASB EVENT RESPONSE) from each one of the shared resources, e.g., SRAM 26a, SDRAM 25 26b, or processor core 20, control and status registers, and so forth. These messages provide information on whether a requested function has completed. Based on whether or not a function requested by a thread has completed and signaled completion, the thread needs to wait for that completion signal, and if the thread is enabled to operate, then the thread is placed on an available thread list (not shown). The microengine 22f can have a 30 maximum of e.g., 4 threads available.

In addition to event signals that are local to an executing thread, the microengines 22 employ signaling states that are global. With signaling states, an executing thread can broadcast a signal state to all microengines 22. Receive Request or

Available signal, any and all threads in the microengines can branch on these signaling states. These signaling states can be used to determine availability of a resource or whether a resource is due for servicing.

5

10

15

20

25

30

The context event logic 74 has arbitration for the four (4) threads. In one embodiment, the arbitration is a round robin mechanism. Other techniques could be used including priority queuing or weighted fair queuing. The microengine 22f also includes an execution box (EBOX) data path 76 that includes an arithmetic logic unit 76a and general purpose register set 76b. The arithmetic logic unit 76a performs arithmetic and logical functions as well as shift functions. The arithmetic logic unit includes condition code bits that are used by instructions described below. The registers set 76b has a relatively large number of general purpose registers that are windowed as will be described so that they are relatively and absolutely addressable. The microengine 22f also includes a write transfer register stack 78 and a read transfer stack 80. These registers are also windowed so that they are relatively and absolutely addressable. Write transfer register stack 78 is where write data to a resource is located. Similarly, read register stack 80 is for return data from a shared resource. Subsequent to or concurrent with data arrival, an event signal from the respective shared resource e.g., the SRAM controller 26a, SDRAM controller 26b or core processor 20 will be provided to context event arbiter 74 which will then alert the thread that the data is available or has been sent. Both transfer register banks 78 and 80 are connected to the execution box (EBOX) 76 through a data path.

Referring to FIG. 4, the microengine datapath maintains a 5-stage micropipeline 82. This pipeline includes lookup of microinstruction words 82a, formation of the register file addresses 82b, read of operands from register file 82c, ALU, shift or compare operations 82d, and write-back of results to registers 82e. By providing a write-back data bypass into the ALU/shifter units, and by assuming the registers are implemented as a register file (rather than a RAM), the microengine can perform a simultaneous register file read and write, which completely hides the write operation.

The instruction set supported in the microengines 22a-22f support conditional branches. The worst case conditional branch latency (not including jumps) occurs when the branch decision is a result of condition codes being set by the previous microcontrol instruction. The latency is shown below in Table 1:

#### TABLE 1

	1   2   3   4   5   6   7   8
	++
5	microstore lookup   n1   cb   n2   XX   b1   b2   b3   b4
	reg addr gen     n1   cb   XX   XX   b1   b2   b3
	reg file lookup       n1   cb   XX   XX   b1   b2
	ALU/shifter/cc         n1   cb   XX   XX   b1
	write back       m2    n1   cb   XX   XX

10

25

where nx is pre-branch microword (n1 sets cc's), cb is conditional branch, bx is post-branch microword and XX is an aborted microword

As shown in Table 1, it is not until cycle 4 that the condition codes of n1
are set, and the branch decision can be made (which in this case causes the branch path to
be looked up in cycle 5). The microengine 22f incurs a 2-cycle branch latency penalty
because it must abort operations n2 and n3 (the 2 microwords directly after the branch) in
the pipe, before the branch path begins to fill the pipe with operation b1. If the branch is
not taken, no microwords are aborted and execution continues normally. The
microengines have several mechanisms to reduce or eliminate the effective branch
latency.

The microengines support selectable deferred branches. Selectable deferring branches are when a microengine allows 1 or 2 micro instructions after the branch to execute before the branch takes effect (i.e. the effect of the branch is "deferred" in time). Thus, if useful work can be found to fill the wasted cycles after the branch microword, then the branch latency can be hidden. A 1-cycle deferred branch is shown below in Table 2 where n2 is allowed to execute after cb, but before b1:

#### TABLE 2

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
-----+---+---+---+---+---+---+

5 microstore lookup | n1 | cb | n2 | XX | b1 | b2 | b3 | b4 |
reg addr gen | | n1 | cb | n2 | XX | b1 | b2 | b3 |
reg file lookup | | | n1 | cb | n2 | XX | b1 | b2 |
ALU/shifter/cc | | | | n1 | cb | n2 | XX | b1 |
write back | | | | | | | | | | | | | | |

10

A 2-cycle deferred branch is shown in TABLE 3 where n2 and n3 are both allowed to complete before the branch to b1 occurs. Note that a 2-cycle branch deferment is only allowed when the condition codes are set on the microword preceding the branch.

15 TABLE 3

The microengines also support condition code evaluation. If the condition codes upon which a branch decision are made are set 2 or more microwords before the branch, then 1 cycle of branch latency can be eliminated because the branch decision can be made 1 cycle earlier as in Table 4.

#### TABLE 4

10

15

30

5

In this example, n1 sets the condition codes and n2 does not set the conditions codes. Therefore, the branch decision can be made at cycle 4 (rather than 5), to eliminate 1 cycle of branch latency. In the example in Table 5 the 1-cycle branch deferment and early setting of condition codes are combined to completely hide the branch latency. That is, the condition codes (cc's) are set 2 cycles before a 1-cycle deferred branch.

#### TABLE 5

In the case where the condition codes cannot be set early (i.e. they are set in the microword preceding the branch), the microengine supports branch guessing which attempts to reduce the 1 cycle of exposed branch latency that remains. By "guessing" the branch path or the sequential path, the microsequencer pre-fetches the guessed path 1 cycle before it definitely knows what path to execute. If it guessed correctly, 1 cycle of branch latency is eliminated as shown in Table 6.

#### TABLE 6

guess branch taken /branch is taken

If the microcode guessed a branch taken incorrectly, the microengine still only wastes 1 cycle as in TABLE 7

TABLE 7

guess branch taken /branch is NOT taken

25

However, the latency penalty is distributed differently when microcode guesses a branch is not taken. For guess branch NOT taken / branch is NOT taken there are no wasted cycles as in Table 8.

Table 8

10

However for guess branch NOT taken /branch is taken there are 2 wasted cycles as in Table 9.

Table 9

15

20

The microengine can combine branch guessing with 1-cycle branch deferment to improve the result further. For guess branch taken with 1-cycle deferred branch/branch is taken is in Table 10.

Table 10

	1   2   3   4   5   6   7   8
5	microstore lookup   n1   cb   n2   b1   b2   b3   b4   b5
	reg addr gen     n1   cb   n2   b1   b2   b3   b4
	reg file lookup       n1   cb   n2   b1   b2   b3
	ALU/shifter/cc           n1   cb   n2   b1   b2
	write back             n1   cb   n2   b1

10

15

In the case above, the 2 cycles of branch latency are hidden by the execution of n2, and by correctly guessing the branch direction.

If microcode guesses incorrectly, 1 cycle of branch latency remains exposed as in Table 11 (guess branch taken with 1-cycle deferred branch/branch is NOT taken).

Table 11

If microcode correctly guesses a branch NOT taken, then the pipeline flows sequentially in the normal unperturbed case. If microcode incorrectly guesses branch NOT taken, the microengine again exposes 1 cycle of unproductive execution as shown in Table 12.

WO 01/16716

PCT/US00/23996

Table 12

guess branch NOT taken/branch is taken | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 5 --+----+----+----+ microstore lookup | n1 | cb | n2 | XX | b1 | b2 | b3 | b4 | b5 | reg addr gen | | n1 | cb | n2 | XX | b1 | b2 | b3 | b4 | reg file lkup | | | n1 | cb | n2 | XX | b1 | b2 | b3 | ALU/shftr/cc | | | | n1 | cb | n2 | XX | b1 | b2 | 10 write back where nx is pre-branch microword (n1 sets cc's) cb is conditional branch bx is post-branch microword 15 XX is aborted microword

In the case of a jump instruction, 3 extra cycles of latency are incurred because the branch address is not known until the end of the cycle in which the jump is in the ALU stage (Table 13).

20

#### Table 13

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | ·+----+----+----+ 25 microstore lookup | n1 | jp | XX | XX | XX | j1 | j2 | j3 | j4 | reg addr gen | | n1 | jp | XX | XX | XX | j1 | j2 | j3 | reg file lkup  $\mid \ \mid \ \mid n1 \mid jp \mid XX \mid XX \mid XX \mid j1 \mid j2 \mid$ ALU/shftr/cc write back 30

Referring to FIG. 5, the microengines support various branch instructions such as those that branch on condition codes. In addition, the microengines also support a branch instruction that branches on a byte being equal or not equal to a specified byte.

The branch on byte instruction "BR=BYTE" includes a byte\_spec field.

5 BR=BYTE, BR!=BYTE

10

20

25

30

This branch instruction branches to an instruction at the specified label if a specified byte in a longword matches or mismatches the byte\_compare\_value. The br=byte instruction prefetches the instruction for the "branch taken" condition rather than the next sequential instruction. The br!=byte instruction prefetches the next sequential instruction. These instructions set the condition codes in the microengine.

Format: br=byte[reg, byte\_spec, byte\_compare\_value, label#], optional\_token br!=byte[reg, byte\_spec, byte\_compare\_value, label#], optional\_token

Reg A is a context-relative transfer register or general-purpose register that holds the operand. Byte\_spec Number specifies a byte in register to be compared with byte\_compare\_value. Valid byte\_spec values are 0 through 3. A value of 0 refers to the rightmost byte.

A byte\_compare\_value is a value used for comparison. Valid byte\_compare\_values are 0 to 255. The label# is a symbolic label corresponding to the address of an instruction. The instruction also can include an optional\_token. In this example the optional token can be a defer one value which will execute one instruction following this branch instruction before performing the branch operation. The optional token can alternatively be a defer two instructions which is allowed with the br!=byte instruction and executes the two instructions following this branch instruction before performing the branch operation. The optional token can alternatively be a defer three instructions which is allowed with the br!=byte instruction and which causes the processor to execute the three instructions following this branch instruction before performing the branch operation.

Example: br!=byte[reg, byte\_spec, byte\_compare\_value, label#], defer[3]

This instruction represents an instruction that compares an aligned byte of a register operand to an immediate specified byte value. The byte\_spec parameter

represents the aligned byte to compare (0 is right-most byte, 3 is leftmost byte). The ALU condition codes are set by subtracting the specified byte value from the specified register byte. If the values match, the specified branch is taken. There is a 3 cycle branch latency associated with this microword, since condition codes are evaluated and therefore, the branch deferments of 0, 1, 2 or 3 are allowed in order to fill the latency with useful work. The register can be an A or B bank register.

5

10

15

20

25

30

Referring to FIG. 6, the two register address spaces that exist are Locally accessibly registers, and Globally accessible registers accessible by all microengines. The General Purpose Registers (GPRs) are implemented as two separate banks (A bank and B bank) whose addresses are interleaved on a word-by-word basis such that A bank registers have lsb=0, and B bank registers have lsb=1. Each bank is capable of performing a simultaneous read and write to two different words within its bank.

Across banks A and B, the register set 76b is also organized into four windows 76b<sub>0</sub>-76b<sub>3</sub> of 32 registers that are relatively addressable per thread. Thus, thread\_0 will find its register 0 at 77a (register 0), the thread\_1 will find its register\_0 at 77b (register 32), thread\_2 will find its register\_0 at 77c (register 64), and thread\_3 at 77d (register 96). Relative addressing is supported so that multiple threads can use the exact same control store and locations but access different windows of register and perform different functions. The uses of register window addressing and bank addressing provide the requisite read bandwidth using only dual ported RAMS in the microengine 22f.

These windowed registers do not have to save data from context switch to context switch so that the normal push and pop of a context swap file or stack is eliminated. Context switching here has a 0 cycle overhead for changing from one context to another. Relative register addressing divides the register banks into windows across the address width of the general purpose register set. Relative addressing allows access any of the windows relative to the starting point of the window. Absolute addressing is also supported in this architecture where any one of the absolute registers may be accessed by any of the threads by providing the exact address of the register.

Addressing of general purpose registers 78 can occur in 2 modes depending on the microword format. The two modes are absolute and relative. In absolute mode, addressing of a register address is directly specified in 7-bit source field (a6-a0 or b6-b0):

WO 01/16716

PCT/US00/23996

7 6 5 4 3 2 1 0

+---+---+---+

A GPR: | a6| 0 | a5| a4| a3| a2| a1| a0| a6=0

B GPR: | b6| 1 | b5| b4| b3| b2| b1| b0| b6=0

SRAM/ASB: | a6| a5| a4| 0 | a3| a2| a1| a0| a6=1, a5=0, a4=0 SDRAM:

| a6| a5| a4| 0 | a3| a2| a1| a0| a6=1, a5=0, a4=1

register address directly specified in 8-bit dest field (d7-d0):

10

15

20

25

5

7 6 5 4 3 2 1 0

+---+---+---+

A GPR: | d7| d6| d5| d4| d3| d2| d1| d0| d7=0, d6=0

B GPR: | d7| d6| d5| d4| d3| d2| d1| d0| d7=0, d6=1

SRAM/ASB: | d7| d6| d5| d4| d3| d2| d1| d0| d7=1, d6=0, d5=0

SDRAM: | d7| d6| d5| d4| d3| d2| d1| d0| d7=1, d6=0, d5=1

If <a6:a5>=1,1, <b6:b5>=1,1, or <d7:d6>=1,1 then the lower bits are interpreted as a context-relative address field (described below). When a non-relative A or B source address is specified in the A, B absolute field, only the lower half of the SRAM/ASB and SDRAM address spaces can be addressed. Effectively, reading absolute SRAM/SDRAM devices has the effective address space; however, since this restriction does not apply to the dest field, writing the SRAM/SDRAM still uses the full address space.

In relative mode, addresses a specified address is offset within context space as defined by a 5-bit source field (a4-a0 or b4-b0):

WO 01/16716

PCT/US00/23996

7 6 5 4 3 2 1 0

+---+---+---+

A GPR: | a4| 0 |context| a3| a2| a1| a0| a4=0

B GPR: | b4| 1 |context| b3| b2| b1| b0| b4=0

SRAM/ASB:|ab4| 0 |ab3|context| b2| b1|ab0| ab4=1, ab3=0

SDRAM: |ab4| 0 |ab3|context| b2| b1|ab0| ab4=1, ab3=1

or as defined by the 6-bit dest field (d5-d0):

10

5

7 6 5 4 3 2 1 0

+---+---+---+

A GPR: | d5| d4|context| d3| d2| d1| d0| d5=0, d4=0

B GPR: | d5| d4|context| d3| d2| d1| d0| d5=0, d4=1

SRAM/ASB: | d5| d4| d3|context| d2| d1| d0| d5=1, d4=0, d3=0

15 SDRAM: | d5| d4| d3|context| d2| d1| d0| d5=1, d4=0, d3=1

If <d5:d4>=1,1, then the destination address does not address a valid register, thus, no dest operand is written back.

Other embodiments are within the scope of the appended claims.

What is claimed is:

1. A computer instruction, comprises:

5

30

a branch instruction that causes a processor to branch from executing a first sequential series of instructions to a different sequential series of instructions based on a byte in a register being equal or not equal to a specifed byte value, if the specified byte matches or mismatches the byte value.

- 2. The instruction of claim 1 wherein the branch is to an instruction at a specified label.
- The instruction of claim 1 wherein the branch instruction comprises:

  a bit\_postion field that specifies the byte in a longword contained in the register.
- The instruction of claim 1 wherein the branch instruction comprises:
   an optional token that is set by a programmer and specifies a number i of instructions to execute following the branch instruction before performing the branch operation.
- 5. The instruction of claim 1 wherein the branch instruction comprises:
  20 an optional token that is set by a programmer and specifies a number i of instructions to execute following the branch instruction before performing the branch operation where the number of instructions can be specified as one, two or three.
- 6. The instruction of claim 1 wherein the register is a context-relative transfer register or a general-purpose register that holds the operand.
  - 7. The instruction of claim 1 wherein the branch instruction comprises:
    an optional token that is set by a programmer and which specifies a
    guess\_branch prefetch for the instruction for the "branch taken" condition rather than the
    next sequential instruction.

8. The instruction of claim 1 wherein the branch instruction comprises:
an optional token that is set by a programmer and specifies a number i of instructions to execute following the branch instruction before performing the branch operation; and

- a second optional token that is set by a programmer and which specifies a guess\_branch prefetch for the instruction for the "branch taken" condition rather than the next sequential instruction.
- 9. The instruction of claim 1 wherein the branch instruction allows a programmer to which bit of the register to use to determine the branch operation.
  - 10. The instruction of claim 1 wherein the branch instructions allows branches to occur based on evaluation of a byte that is in a data path of a processor.
- 15 11. The instruction of claim 1 wherein the branch instruction branches on a byte matching the byte value and wherein the instruction prefetches the instruction for the "branch taken" condition.
- 12. The instruction of claim 1 wherein the branch instruction branches on a byte not matching the byte value and wherein the instruction prefetches the next sequential instruction.
- 13. The instruction of claim 1 wherein the branch instruction includes a Byte\_spec Number that specifies the byte in the register to be compared with byte\_compare\_value.

14. A computer program product residing on a computer readable medium for causing a processor that executes multiple contexts to perform a function comprises instructions causing the processor to:

fetch a byte stored in a register;

determine whether the byte in the register is equal or not equal to a specifed byte value contained in the instruction; and

perform a branching operation specified by the branch instruction based on the specified byte being equal or not equal to the byte in the register

- 10 15. The product of claim 14 wherein the branch is to an instruction at a specified label.
  - 16. The product of claim 14 wherein the program includes a branch instruction that comprises:
- a bit\_postion field that specifies the byte in a longword contained in the register.
  - 17. A processor comprises:

20

30

a register stack;

an arithmetic logic unit coupled to the register stack and a program control store that stores a branch instruction that causes the processor to:

fetch a byte stored in a register;

determine whether the byte in the register is equal or not equal to a specifed byte value contained in the instruction; and

- perform a branching operation specified by the branch instruction based on the specified byte being equal or not equal to the byte in the register.
  - 18. The processor of claim 17 wherein instructions to perform the branch branch to an instruction at a specified label.
  - 19. The processor of claim 1 wherein a bit\_postion field in an instruction specifies the byte in a longword contained in the register.

20. A method of operating a processor comprises:

5

fetching a byte stored in a register;

determining whether the byte in the register is equal or not equal to a specifed byte value contained in the instruction; and

performing a branching operation specified by the branch instruction based on the specified byte being equal or not equal to the byte in the register.

21. The method of claim 20 wherein performing the branch branches to an instruction at a specified label.

Attorney Docket No.: 10559/305US1/P9626

#### **ABSTRACT**

A processor such as a parallel hardware-based multithreaded processor (12) is described. The processor (12) can execute a computer instruction that is a branch instruction that causes the instruction sequence in the processor (12) to determine whether a byte in a register (80,78,76b) is equal or not equal to a specified byte value contained in the instruction and performing the branching operation specified by the branch instruction based on the specified byte being equal to the byte in the register (80,78,76b).

10166135.doc

Matter No.: 10559-305US1


Page 1 of 7 10 / 069229

Applicant(s): Gilbert Wolrich et al.

BRANCH INSTRUCTION FOR PROCESSOR ARCHITECTURE

'CT/US00/23996





10/069229 


Matter No.: 10559-305US1

Applicant(s): Gilbert Wolrich et al.

Page 2 of 7

WO 01/16716

BRANCH INSTRUCTION FOR PROCESSOR ARCHITECTURE




Matter No.: 10559-305US1

Applicant(s): Gilbert Wolrich et al.

WO 01/16716

BRANCH INSTRUCTION FOR PROCESSOR ARCHITECTURE



1006922101/069229


Matter No.: 10559-305US1

Page 4 of 7

WO 01/16716

Applicant(s): Gilbert Wolrich et al.

BRANCH INSTRUCTION FOR PROCESSOR ARCHITECTURE



Matter No.: 10559-305US1

WO 01/16716

Applicant(s): Gilbert Wolrich et al.
BRANCH INSTRUCTION FOR PROCESSOR ARCHITECTURE

PCT/US00/23996

5/7





FIG. 4

Matter No.: 10559-305US1

Applicant(s): Gilbert Wolrich et al. BRANCH INSTRUCTION FOR PROCESSOR ARCHITECTURE



Matter No.: 10559-305US1 Page 7 of 7 Applicant(s): Gilbert Wolrich et al. BRANCH INSTRUCTION FOR PROCESSOR ARCHITECTURE

PCT/US00/23996

WO 01/16716

7/7




FIG. 6

Attorney's Docket No.: 10559-305US1 Client's Ref. No.: P9626

#### COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled <u>BRANCH INSTRUCTION FOR PROCESSOR ARCHITECTURE</u>, the specification of which:

<ul> <li>is attached hereto.</li> <li>[X] was filed on <u>February 22, 2002</u> as Application Serial No. <u>10/069,229</u> and was amended on</li> </ul>					
[] was desc		rnational Application No			
	that I have reviewed and under amended by any amendment r	stand the contents of the above-ider eferred to above.	ntified specification,		
I acknowledge Title 37, Code of Feder		ation I know to be material to pater	tability in accordance with		
application(s) for patent country other than the U for patent or inventor's	t or inventor's certificate or of Inited States of America listed certificate or any PCT internat perica filed by me on the same	Title 35, United States Code, §119 any PCT international application(s below and have also identified beloional application(s) designating at I subject matter having a filing date between the subject matter as a filing date between the subjec	s) designating at least one ow any foreign application east one country other than		
Country	Application No.	Filing Date	Priority Claimed		
WIPO	PCT/US00/23996	08/31/2000	[X] Yes [] No [] Yes [] No		
I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:					
			on and to transact all		
	nd Trademark Office connected o. 32,030 Reg. No. 30,378 No. 47,106		29,670 36,572		
business in the Patent and Scott C. Harris, Reg. No. David L. Feigenbaum, F. Christina Sperry, Reg. No. Cathy L. Peterson, Reg.	nd Trademark Office connected c. 32,030 Reg. No. 30,378 No. 47,106 No. 41,249	d therewith:  Denis G. Maloney, Reg. No. 3  Kenneth F. Kozik, Reg. No. 3	29,670 36,572 780		
business in the Patent and Scott C. Harris, Reg. No David L. Feigenbaum, F Christina Sperry, Reg. No Cathy L. Peterson, Reg. Address all tele	nd Trademark Office connected c. 32,030 Reg. No. 30,378 No. 47,106 No. 41,249	d therewith:  Denis G. Maloney, Reg. No. Kenneth F. Kozik, Reg. No. 3 Paul A. Pysher, Reg. No. 40,7 LONEY at telephone number (617)	29,670 36,572 780		
business in the Patent and Scott C. Harris, Reg. No David L. Feigenbaum, F. Christina Sperry, Reg. No Cathy L. Peterson, Reg. Address all teles.  Address all confirm & RICH 225 Franklin St.	nd Trademark Office connected o. 32,030 Reg. No. 30,378 No. 47,106 No. 41,249 ephone calls to DENIS G. MA trespondence to DENIS G. MA ARDSON P.C.	d therewith:  Denis G. Maloney, Reg. No. Kenneth F. Kozik, Reg. No. 3 Paul A. Pysher, Reg. No. 40,7 LONEY at telephone number (617)	29,670 36,572 780		

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.

Attorney's Docket No.: 10559-305US1

Client's Ref. No.: P9626

# Combined Declaration and Power of Attorney Page 2 of 8 Pages

$G_{i}$	Full Name of Inventor:	GILBERT WOLRICH	
10	Inventor's Signature: Residence Address: Citizenship: Post Office Address:	Framingham, MA United States 4 Cider Mill Road Framingham, MA 01701	Date:
200	Full Name of Inventor: Inventor's Signature: Residence Address: Citizenship: Post Office Address:	Worcester, MA United States 20 Monticello Drive Worcester, MA 01603	Date:
3 <sup>w</sup>	Full Name of Inventor: Inventor's Signature: Residence Address: Citizenship: Post Office Address:	Southborough, MA M.A United States 9 Darlene Drive Southborough, MA 01772	Date:
ψ00	Full Name of Inventor: Inventor's Signature: Residence Address: Citizenship: Post Office Address:	DEBRA BERNSTEIN  Sudbury, MA United States 321 Old Lancaster Road Sudbury, MA 01776	Date:
5- <sup>00</sup>	Full Name of Inventor: Inventor's Signature: Residence Address: Citizenship: Post Office Address:	Shrewsbury, MA MA United States 19 Main Circle Shrewsbury, MA 01545	Date Dec 11, 2002
	20441424.QOC		

Attorney's Docket No.: 10559-305US1 Client's Ref. No.: P9626

### Combined Declaration and Power of Attorney Page 2 of 8 Pages

		u.*
Full Name of Inventor: Inventor's Signature: Residence Address: Citizenship: Post Office Address:	Framingham, MA United States 4 Cider Mill Road Framingham, MA 01701	Date: June 19, 2000
Full Name of Inventor: Inventor's Signature: Residence Address: Citizenship: Post Office Address:	Worcester, MA United States 20 Monticello Drive Worcester, MA 01603	Date: July 19, 2002
Full Name of Inventor: Inventor's Signature: Residence Address: Citizenship: Post Office Address:	WILLIAM R. WHEELER  Southborough, MA United States 9 Darlene Drive Southborough, MA 01772	Date: 6/19/07
Full Name of Inventor: Inventor's Signature: Residence Address: Citizenship: Post Office Address:	DEBRA BERNSTEIN  Sudbury, MA  United States 321 Old Lancaster Road Sudbury, MA 01776	Date: 6/20/07
Full Name of Inventor: Inventor's Signature: Residence Address: Citizenship: Post Office Address:	DONALD F. HOOPER  Shrewsbury, MA  19 Main Circle Shrewsbury, MA 01545	Datex June 19, 2002

20441424doc

The undersig	med applicant:	•			
•	INTEL CORPOR	RATION			
hereby appoi	nts				
	Denis G. Malone	y, Reg. No. 2	29,670		
of					
	FISH & RICHAR 225 Franklin Stre Boston, Massach	et			
⊠ as	agent(s)		as commo	on representati	ve(s)
~ -	licant's behalf befor onal application on	re the compe	tent Internation	nal Authorities	in connection with
	Title: BRANCH Agent's Reference Application Num	e: 10559-	305US1	OCESSOR AI	RCHITECTURE
filed with the	United States rece	iving Office	and to make or	r receive paym	ents on applicant's
Place:				-	
Date:		· · · · · · · · · · · · · · · · · · ·		<u>.</u> .	
Signature:				_	
ľŊ	TEL CORPORATION	ON			
Printed Name	):	·		-	
Title:				-	

# PATENT COOPERATION TREATY APPOINTMENT OF AGENT OR COMMON REPRESENTATIVE

	APPOINTMENT OF AGENT OR COMMON REPRESENTATIVE
T	he undersigned applicant:
	GILBERT WOLRICH
he	ereby appoints
	Denis G. Maloney, Reg. No. 29,670
	of
	FISH & RICHARDSON P.C. 225 Franklin Street Boston, Massachusetts 02110-2804
	☑ as agent(s) ☐ as common representative(s)
to th	act on applicant's behalf before the competent International Authorities in connection with the international application on
	Title: BRANCH INSTRUCTION FOR PROCESSOR ARCHITECTURE Agent's Reference: 10559-305US1 Application Number: 10/069,229
	led with the United States receiving Office and to make or receive payments on applicant's chalf.
D S	lace: Hudson MA. US.  Pate: June 19, 2002  ignature: Dellot lech  GILBERT WOLRICH
P	rinted Name: GILBERT WOLRICH

Title: Inventor

The undersign	ned applicant:	
	MATTHEW J. ADILETTA	
hereby appoir	nts	
	Denis G. Maloney, Reg. No. 2	9,670
of		
	FISH & RICHARDSON P.C. 225 Franklin Street Boston, Massachusetts 02110-	2804
🗵 as	agent(s)	☐ as common representative(s)
	icant's behalf before the compet nal application on	ent International Authorities in connection with
	Title: BRANCH INSTRUCT Agent's Reference: 10559-3 Application Number: 10/069,	
filed with the behalf.	United States receiving Office	and to make or receive payments on applicant's
Place:	Hubson, Ma	
Date:	dune (8, 2002	
Signature: MA	TTHEW I ADILETTA	
Printed Name:	MATTHEW J. ADILETTA	
Title: Invento	r	

AFFORMENT OF AGENT OR COMMON REPRESENTATIVE
The undersigned applicant:
WILLIAM R. WHEELER
hereby appoints
Denis G. Maloney, Reg. No. 29,670
of
FISH & RICHARDSON P.C. 225 Franklin Street Boston, Massachusetts 02110-2804
☑ as agent(s) ☐ as common representative(s)
to act on applicant's behalf before the competent International Authorities in connection with the international application on
Title: BRANCH INSTRUCTION FOR PROCESSOR ARCHITECTURE Agent's Reference: 10559-305US1 Application Number: 10/069,229
filed with the United States receiving Office and to make or receive payments on applicant's behalf.
Place: Hulon 174 USA  Date: 6/19/02
Signature: Rell Nell WILLIAM R. WHEELER
Printed Name: WILLIAM R. WHEELER
Title: Inventor

		OR COMMISSION	ACCI ICEOLIVATE	
The undersign	ned applicant:			
	DEBRA BERNSTEIN	•		•
hereby appoir	nts			
	Denis G. Maloney, Reg. No	o. 29,670		
of				
	FISH & RICHARDSON P. 225 Franklin Street Boston, Massachusetts 021			
🗵 as	agent(s)	as common	n representative(s)	
	icant's behalf before the comp nal application on	petent Internationa	al Authorities in co	onnection with
	Title: BRANCH INSTRU Agent's Reference: 1055 Application Number: 10/06	9-305US1	OCESSOR ARCHI	TECTURE
filed with the behalf.	United States receiving Office	ce and to make or	receive payments o	on applicant's
Place:	Hudson MA 6/20/02			
Date:	6/20/02			
Signature:	Olna Blenster BRA BERNSTEIN	~		
Printed Name	: DEBRA BERNSTEIN			
Title: <u>Invento</u>	r			
	·			

AF	PPOINTMENT OF AGENT O	R COMMON REPRESENTATIVE
The undersign	ned applicant:	
	DONALD F. HOOPER	
hereby appoir	nts	
	Denis G. Maloney, Reg. No. 2	9,670
of		
	FISH & RICHARDSON P.C. 225 Franklin Street Boston, Massachusetts 02110	-2804
⊠ as	agent(s)	☐ as common representative(s)
	icant's behalf before the competent national application on	ent International Authorities in connection with
	Title: BRANCH INSTRUCT Agent's Reference: 10559-3 Application Number: 10/069,	
filed with the behalf.	United States receiving Office	and to make or receive payments on applicant's
Place:	Hudson MA	15A
Date:	6/19/2002	
Signature:	NALD F. HOOPER	Pop.
Printed Name	: DONALD F. HOOPER	
Title: Invento	nr	

### United States Patent & Trademark Office

Office of Initial Patent Examination -- Scanning Division



Application deficiencies found during scanning:

Page(s) 3.15 t. for scanning.	3/3 of_	(Document title)	_ were not present
□ Page(s)present	of		were not
for scanning.		(Document title)	

Scanned copy is best available.